Increase of PID susceptibility of PV modules under enhanced environmental stress

By Volker Naumann, Otwin Breitenstein, Klemens Ilse, Matthias Pander, Kai Sporleder and Christian Hagendorf of Fraunhofer CSP
Share on facebook
Facebook
Share on twitter
Twitter
Share on linkedin
LinkedIn
Share on reddit
Reddit
Share on email
Email
Image: Fraunhofer CSP.

Potential-induced degradation (PID) of PV modules containing silicon solar cells is an issue with high relevance to the long-term reliability of PV systems [1]. Despite knowledge of methods for mitigation of PID for standard module technologies, there are still new cases of PID arising related to new technologies such as bifacial solar cells or cheaper packaging materials. It was observed that even PV modules designed and specified to be “PID-free” can develop PID under particular outdoor conditions.

Especially humid and hot climates in combination with soiling can lead to a change of the electric properties of the module encapsulation, which results in PID degradation of initially “PID-free” modules, in particular when they exhibit a conventional metal frame and a polymeric back sheet, which is to some extent water permeable. This is attributed to the change of the electric conductivity of the glass surface and of the encapsulating materials [2] causing increased leakage currents on the path from the frame across the glass surface and through the module encapsulation layers and thus change of the electric field in the anti-reflective coating (ARC) of the solar cells. each delivering a voltage of about 35V) are switched in series, leading to voltages to ground up to several hundred volts. Both the module glass and the polymer back sheet are no absolute insulators, therefore tiny leakage currents may flow between the cells in the modules and ground.

The leakage current that flows under high-voltage stress of 1,000 V amounts to typically some 10μA/m2 for solar modules with soda-lime front glass and EVA encapsulation. This can be measured outdoors e.g. using the PIDcheck test device, as shown in the cover image.

PID may occur if the voltage drop across the insulating SiN anti-reflective coating (ARC) layer at the top of the cells VSiN exceeds a certain limit, driven by the leakage current. In this work, PID of the shunting type [1] (also called “PID-s”) is addressed since currently it is the most detrimental type of PID.

Figure 1 (above) illustrates the leakage current flow in a module. The Si cell is assumed to lie on a high negative voltage -Vc, since only negative cell voltages are known to lead to PID of the shunting type [1], and the metallic frame is assumed to lie on ground potential. Then, for enabling leakage current to flow to the cell at a certain lateral position of the module, first the current must flow horizontally to this position via the glass surface sheet resistance Rsh,g, and then it flows vertically through the stack of glass and the encapsulating polymer ethylene vinyl acetate (EVA) to the cell having a resistance of Rstack. Note that for this stack the EVA layer represents the limiting resistance, since the resistance of the glass is relatively low. On top of the cell there is an anti-reflective coating (ARC) made by amorphous silicon nitride (SiN), which is an excellent insulator.

However, this layer is very thin (below 100 nm) and thus does not contribute significantly to the resistance across the layer stack Rstack. If the voltage across this layer VSiN exceeds 5-10 V, which is well below the cell voltage to ground -Vc, leakage current Jleak flows through, which may lead to PID. It is known that VSiN depends logarithmically on Jleak [3]. Thus, the circuit shown in Figure 1 represents a voltage divider [3], where the leakage current density Jleak and thus the voltage VSiN (being critical for PID) becomes the larger, the lower the sum of Rsh,g and Rstack is. In this work, the specific variations of the resistors Rsh,g and Rstack are to be determined quantitatively in dependence of soiling and the humidity soaking process.

In the approximation of ohmic resistors the voltage across the SiN ARC VSiN along a specific current path or location at the module, respectively, is given by;

VSiN=Vc RSiN ⁄ (Rsh,g+Rstack+RSiN ) Jleak (1)

This is an extract of a technical paper first published in Volume 22 of PV Tech Power. The full technical paper can be read here, or in the full digital copy of PV Tech Power 22, which can be downloaded for free here.

Read Next

PV Tech Premium
January 29, 2021
The advancement of solar cell and module technology has meant ever larger, higher power modules are being manufactured, shipped and installed at increasing speeds, placing new importance on product testing and inspection. Here, Enertis explores the role of electroluminescence inspection throughout the supply phase.
October 26, 2020
Despite the importance of reliability to the cost competitiveness of PV, large data sets enabling high-level investigation of the technology’s performance in the field are relatively scarce. Dirk C. Jordan, Chris Deline, Bill Marion and Teresa Barnes of the National Renewable Energy Laboratory, and Mark Bolinger of the Lawrence Berkeley National Laboratory study a unique data set of 100,000 PV systems in the US, drawing out tips for better reliability that have relevance to other parts of the world.
October 8, 2020
A new study suggests the US solar industry has “turned a blind eye” to the realities of asset performance, with facilities found to be underperforming compared to their production forecasts.
August 10, 2020
Understanding of LeTID remains incomplete, although its effects on PV power plant performance are recognised as being potentially significant. Friederike Kersten, Matthias Pander, Max Koentopp, Marko Turek, Werner Bergholz and Thomas Pernau of the LeTID Norm consortium outline progress towards developing a standardised test for the defect, a key step inw minimising its impact
August 4, 2020
Many of the bifacial modules now offered by PV manufacturers employing bifacial passivated emitter and rear cell (PERC+) technology, making them vulnerable to rear-side potential-induced degradation, in addition to the conventional front-side shunting type (PID-s). Kai Sporleder, Volker Naumann, Stephan Großer, Marko Turek and Christian Hagendorf of the Fraunhofer Centre for Silicon Photovoltaics report on new testing methods designed to quantify the expected power losses of bifacial PERC+ modules in the field
April 1, 2020
With the number of bifacial solar projects now rapidly growing, more is being understood about how to design and build systems that play to the technology’s main strengths. Drawing on recent experiences in the field, Beth Copanas and James Willett from RES outline some of the technical lessons learned on realising bifacial’s full potential.

Subscribe to Newsletter

Upcoming Events

Solar Media Events
April 13, 2021
Solar Media Events
April 20, 2021
Upcoming Webinars
April 28, 2021
4:00 - 4:30 PM CET